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Introduction {#sec001}
============

Solar resources are inexhaustible and their harvest and applications are environmental friendly. Power generation from solar energy through photovoltaic cells is recognized as one of the most susceptible technologies in renewable energy \[[@pone.0206691.ref001], [@pone.0206691.ref002]\]. However, poor efficiency of the energy conversion system is the major obstacle to their growth. Moreover, without additional instrumentation, the PV modules output voltage is relatively low and fluctuates with respect to sunlight intensity \[[@pone.0206691.ref003]--[@pone.0206691.ref005]\]. Hence, high gain high-efficiency dc-dc converter is essential to boost-up the PV output compatible with the required input voltage for different dc and ac loads. In addition, to enhance the energy supply accessibility of the poorly grid, battery and bidirectional converter can be utilized as a backup. The dc-dc converter having a higher gain along with high-efficiency characteristics are suitable during the battery discharging period in case of standard 48-V battery \[[@pone.0206691.ref004]\]. The hybrid distribution power system (using of fuel cell and/or ultracapacitor) and fuel cell electric vehicles (FCEV) also employs highstep-up converter because of their very low output voltage \[[@pone.0206691.ref006]--[@pone.0206691.ref008]\]. In addition, the vehicle to grid (V2G) technology implemented in the plug-in-hybrid electric vehicle (PHEV) requires highstep-up converter \[[@pone.0206691.ref009], [@pone.0206691.ref010]\]. Therefore, high gain, cost-effective dc-dc converters with the high-efficiency property are essential in renewable energy as well as many other applications.

In theory, traditional single-switch single-phase boost converter can attain infinite voltage step-up ratio at unity duty cycle. Complexities arise in the case of extremely high duty cycle such as in case of switch turn-off period is large. Voltage stress in the active devices are equal to the converter output voltage and it gets increased with high voltage applications, thereby escalating the price of converter devices. Moreover, because of the high current ripples, conduction losses and turn-off current of the power devices are high during high voltage-gain operation. Switching losses are also high due to the lack of the soft switching operation. To reduce these losses in conventional boost converters, many soft-switching techniques have been proposed and majorities of these improvements have been implemented in the power factor correction (PFC) system \[[@pone.0206691.ref011], [@pone.0206691.ref012]\]. Converters designed based on conventional boost and Ćuk topologies also needs to operate in very high duty cycle to achieve a higher step-up ratios\[[@pone.0206691.ref013]\].

A good number of dc-dc converters have been investigated till now to attain high voltage step-up ratio by avoiding excessive duty cycle and using either a step-up high-frequency transformer or coupled inductors \[[@pone.0206691.ref014]--[@pone.0206691.ref018]\]. Transformer action can be achieved by the utilization of coupled inductors which boosts up the converter gain. Although the dc/dc converter proposed in \[[@pone.0206691.ref014]\] offers higher efficiency at lower step-up ratio and power, the utilization of single switch causes high voltage and current stress resulting indisposition of higher rating switching devices. A dc-dc non-isolated converter consisting of single-switch and coupled inductor was investigated in \[[@pone.0206691.ref017]\]. For low power applications, this architecture provides high voltage ratio, low active device voltage stress, low conduction losses and low input current ripple. Moreover, exclusion of transformer in reduces the size, weight and overall complexity of the converter, which in turn lower the price.

The dc-dc converter designed by the switched capacitors (SC) principle can operate at higher temperatures than their inductor based counterparts \[[@pone.0206691.ref019]\]. The voltage conversion ratio can also be increased to a higher value by utilizing SC network in dc-dc converters \[[@pone.0206691.ref020]--[@pone.0206691.ref022]\], in which the capacitor is considered as some other voltage source to attain a high voltage gain. In \[[@pone.0206691.ref020]\], an *n*-stage high voltage ratio SC dc-dc converter is presented, which offers high voltage gain and wide-range operation by cascading *n*-stage of SC cells. To obtain a high gain in high voltage systems, a resonant SC converter is proposed in \[[@pone.0206691.ref021]\]. The beneficial features of this topology are the reduced output capacitance utilization and the lower capacitor power rating along with the soft switching operation. In addition, its output capacitors charge and discharge periodically by 180° phase shift that diminishes the output voltage ripple without any extra arrangements. However, the requirements of more passive elements increase the overall converter complexity. Coupled inductor and SC can be jointly employed in the dc-dc converter to gain high voltage ratio \[[@pone.0206691.ref023]--[@pone.0206691.ref026]\]. However, a voltage spike is created on the main switch in this type of architectures due to the leakage inductance stored energy which deteriorates the conversion efficiency.

The dc-dc converters offering high gain designed by cascaded diode-capacitor or diode-inductor cell rather than the use of coupledinductor or step up transformer have also been proposed by many researchers that offer high voltage conversion ratio with simple and robust structure \[[@pone.0206691.ref027]--[@pone.0206691.ref030]\]. In addition, the control techniques used in the traditional dc-dc converter architectures can be simply employed to these topologies. However, as the number of cascaded stage increase the majority of these type of cascaded structures suffer from higher active and passive devices voltage stresses as the number of cascaded stage increase. Moreover, the single switch single phase topology restricts the power handling capability of these converters. The benefits of the widely used traditional CW network are high voltage gain, low capacitor and diode voltage stresses, reduced size and cost-effectiveness. For this reason, CW multiplier is quite popular in many high step-up dc fields. A four-switch cascaded dc-dc converter utilizing CW multiplier cell has been proposed in \[[@pone.0206691.ref030]\] that provides high gain without employing line- or high-frequency transformer. Moreover, the voltage stresses of switch, diodes, and capacitors are lower, which is also independent of the number of cascaded stages. However, the high losses, i.e., the lower efficiency and higher boost inductor size make this topology unpopular.

In this paper, a high voltage gain full-bridge (FB) cascaded dc-dc converter has been proposed. In order to reduce the converter size and weight, the boost inductance size is reduced. To further enhance the voltage gain an extra inductor is inserted at the CW terminal, which facilitates a higher voltage conversion ratio than the conventional CW multiplier based converter. Although the use of four switches needs an extra isolated driver circuit, the proposed topology possess several adjuvant features: 1) lower voltage stresses of the active devices facilitate the use of low resistance, *R*~*DS(ON)*~ switch and Schottky diode cause the reduced losses, leading to the higher efficiency; 2) the use of the boost inductance and CW capacitance are reduced significantly resulting the prominent dynamic performances and compact converter size and weight; 3) high voltage gain can be attained and thus suitable for medium voltage or high voltage PV and many other energy applications. In addition, the proposed converter provideslower ripples in the input current as well as in output voltage.

The rest of the paper is planned as follows: Section 2 narrates the proposed converter operating principle in different operating modes followed by the steady-state analysis along with the design considerations of different parameters in Section 3. Section 4 presents the simulation and experimental validation of the proposed topology. The feasibility study of the designed converter is described in Section 5. Finally, the summary of this research is recounted as a conclusion in Section 6.

Proposed converter operating principle {#sec002}
======================================

The [Fig 1](#pone.0206691.g001){ref-type="fig"} shows the proposed converter circuit structure, which can be fed from a low voltage dc input source like dc power supply, battery, PV panel or even fuel cell. The suggested converter comprises an FB module (four switches are denoted as *S*~*a1*~, *S*~*a2*~, *S*~*m1*~, and *S*~*m2*~), one boost inductor (*L*~*s*~), one parallel inductor (*L*~*p*~) in order to further enhance the voltage gain, and an *n*-stage cascaded CW network as a voltage multiplier. Each stage of CW multiplier contains a pair of diodes and a pair of capacitors, hence the number of stage *n* = *N/2*, i. e., *N* = *2n* diodes and the equal quantity of capacitors exist in each stage.

![Proposed FB cascaded CW multiplier based dc-dc converter.](pone.0206691.g001){#pone.0206691.g001}

Switches *S*~*a1*~, *S*~*m1*,~and *S*~*a2*~, *S*~*m2*~ operate in a complementary mode. For the analytical simplicity, the operating frequencies of the switches *S*~*a1*~ (*S*~*a2*~) and *S*~*m1*~ (*S*~*m2*~) are denoted as *f*~*sa*~ and *f*~*sm*~ respectively. In theory, the switching frequencies have to be selected as higher as possible to keep the capacitance and inductance as lower values as possible. In this work, switching frequency *f*~*sa*~ is kept much lower than *f*~*sm*~, and to regulate the required output voltage, *V*~*o*~ the duty ratio of *f*~*sm*~ is controlled, whereas the ripple of *V*~*o*~ changes with the varying *f*~*sa*~.

In order to simplify the operation principle and mathematical analysis of the developed converter, some assumptions have been made as follows:

1.  All the capacitors used in this topology are large enough, thus, all capacitors voltages are identical, except the voltage of the first one, which is one-half of the other capacitors.

2.  All circuit components such as active devices (switches and diodes) and passive devices (capacitors and inductors) are ideal, thus the losses and ripples are ignored.

3.  The steady-state condition and continuous conduction mode (CCM) operation are considered.

4.  During the inductor stored energy transfers to the CW multiplier, only one diode of the CW circuit is in conduction.

The ideal waveforms of the proposed topology for 2-stage CW multiplier are shown in [Fig 2](#pone.0206691.g002){ref-type="fig"} for one switching period. It contains switching signals, bridge voltage and current, (*v*~*b*~ and *i*~*b*~), inductors currents, and diodes currents and voltages. Moreover, the current-flow paths of the developed converter for each operating stages are illustrated in [Fig 3](#pone.0206691.g003){ref-type="fig"}. As the alternating nature of *i*~*b*~, the CCM operating modes of the suggested topology can be broken up into two sections: during the positive interval and negative interval, and their time durations are \[*T*~*o*~, *T*~*sa*~*/2*\] and \[*T*~*sa*~*/2*, *T*~*sa*~\] respectively. In the first half-cycle (positive), only one even diode is in conduction with the order *D*~*4*~-*D*~*2*~, while in the negative half-cycle, only one odd diode conducts with the order *D*~*3*~-*D*~*1*~. In addition, during this first half-cycle, there are three operating stages displayed in [Fig 3(A)--3(C)](#pone.0206691.g003){ref-type="fig"}, indicated as I, II-a and II-b. Likewise in the opposite interval, there are also three stages shown in [Fig 3(D)--3(F)](#pone.0206691.g003){ref-type="fig"}, indicated as III, IV-a and IV-b. The circuit operation principles according to the operating stages in [Fig 3](#pone.0206691.g003){ref-type="fig"} are explained in details as below.

![Ideal waveforms of the developed dc-dc converter during one switching period in CCM mode.](pone.0206691.g002){#pone.0206691.g002}

![Operating stages of the proposed converter.](pone.0206691.g003){#pone.0206691.g003}

1.  Stage I \[[Fig 3(A)](#pone.0206691.g003){ref-type="fig"}\]: In this stage, switch *S*~*a1*~ and *S*~*m1*~ are switched ON, while the other two switches(*S*~*a2*~,*S*~*m2*~) and all the CW network diodes are switched OFF. The dc voltage source, *V*~*i*~ charges the boost and parallel inductors through the conducting switches *S*~*a1*~ and *S*~*m1*~, and the bypass diode of *S*~*m2*~ respectively. The capacitors in the bottom side,*C*~*4*~ and *C*~*2*~ ([Fig 3(A)](#pone.0206691.g003){ref-type="fig"}) supply current to the output, whereas the upper side capacitors *C*~*3*~ and *C*~*1*~ ([Fig 3(A)](#pone.0206691.g003){ref-type="fig"}) remain in floating.

2.  Stage II \[[Fig 3(B) and 3(C)](#pone.0206691.g003){ref-type="fig"}\]: In stage II, *S*~*a1*~ and *S*~*m2*~ are switched ON, while *S*~*a2*~ and *S*~*m1*~ are switched OFF. The inductors and the dc input voltage source supply energy to the cascaded network by conducting various even group diodes. In stage II-a, as shown in [Fig 3(B)](#pone.0206691.g003){ref-type="fig"}, diode *D*~*4*~ conducts, therefore, the bridge current, *i*~*b*~ charges *C*~*2*~ and *C*~*4*~, and discharges the *C*~*1*~ and *C*~*3*~ as well. In the next stage II-b, diode *D*~*2*~ conducts, thus, the bridge current, *i*~*b*~ charges the capacitor *C*~*2*~ and discharges *C*~*1*~;*C*~*4*~ supplies to the load, while *C*~*3*~ is floating as seen in [Fig 3(C)](#pone.0206691.g003){ref-type="fig"}.

3.  Stage III \[[Fig 3(D)](#pone.0206691.g003){ref-type="fig"}\]: In this stage, switch *S*~*a2*~ and *S*~*m2*~ are switched ON, and the opposite two switches (*S*~*a1*~ and *S*~*m1*~) in the FB and all CW network diodes are switched OFF. The dc source charges the input boost inductor, *L*~*s*,~ and the parallel inductor *L*~*p*~ through the conducting switches *S*~*a2*~ and *S*~*m2*~, and the bypass diode of *S*~*m1*~ respectively. Similar to stage I, the bottom side capacitors transfer energy to the load, and *C*~*3*~ and *C*~*1*~ remain in floating.

4.  Stage IV \[[Fig 3(E) and 3(F)](#pone.0206691.g003){ref-type="fig"}\]: *S*~*a2*~ and *S*~*m1*~ are switched ON, while *S*~*a1*~ and *S*~*m2*~ are switched OFF. The cascaded voltage multiplier receives energy from the inductors and dc voltage source, *V*~*i*~ by conducting several odd group diodes. In stage IV-a, as shown in [Fig 3(E)](#pone.0206691.g003){ref-type="fig"}, diode *D*~*3*~ conducts, thus, the bridge current discharges the capacitor *C*~*2*~ and charges the capacitors, *C*~*3*~ and *C*~*1*~, and *C*~*4*~ supplies to the load. In the next stage IV-b, diode *D*~*1*~ conducts, therefore, the capacitor *C*~*1*~ is charged by *i*~*b*~, while capacitors *C*~*4*~ and *C*~*2*~provide the load current and *C*~*3*~ is floating, presented in [Fig 3(F)](#pone.0206691.g003){ref-type="fig"}.

Proposed converter analysis and design {#sec003}
======================================

Capacitor voltage {#sec004}
-----------------

To extend the applicability of the developed converter exposed in [Fig 1](#pone.0206691.g001){ref-type="fig"}, the mathematical analysis is done for *n*-stage cascaded voltage multiplier. According to the aforementioned assumptions, the voltage across each capacitor of the cascaded stage can be expressed as: $$v_{cj} = \left\{ \begin{array}{l}
{\frac{V_{c}}{2},\ for\ j = 1} \\
{\quad{V_{c},\ for\ j = 2,3\ldots,N}} \\
\end{array} \right.$$ where *v*~*cj*~ is the *j*th capacitor and *v*~*c*~ is the voltage in steady-state of all capacitors except the first one. From [Fig 1](#pone.0206691.g001){ref-type="fig"}, it is obvious that the output voltage, *V*~*o*~ is the same as the summation of all even capacitors voltage and can be written as: $$V_{o} = {nV}_{c}$$

Combining ([1](#pone.0206691.e001){ref-type="disp-formula"}) and ([2](#pone.0206691.e002){ref-type="disp-formula"}), the voltag eof each capacitor in the cascaded network for *n*-stage can be presented as: $$v_{cj} = \left\{ \begin{array}{l}
{\quad{\frac{V_{o}}{2n},\ for\ j = 1}} \\
{\frac{V_{o}}{n},for\ j = 2,3\ldots N} \\
\end{array} \right.$$

Voltage gain expression and inductor current {#sec005}
--------------------------------------------

In the stages I and III as presented in [Fig 3](#pone.0206691.g003){ref-type="fig"}, the voltage across the CW network, *v*~*b*~ = 0. Therefore, during the interval *t*~*o*~\<*t*\<*t*~*1*~, the boost input inductor (*L*~*s*~) current can be expressed as: $$i_{Ls}\left( {t_{1} - t_{o}} \right) = \frac{{V_{i} - v}_{Lp}}{L_{s}}\left( {t_{1} - t_{o}} \right)$$ where *V*~*i*~ is the converter input dc voltage and *v*~*Lp*~ is the parallel inductor voltage. On the other hand, during the interval ${t_{1} < t < t}_{1}^{\prime}$, in the operating stages II and IV, the voltage across the CW multiplier, *v*~*b*~ = *V*~*o*~/2*n*, hence the boost inductor current during this period is: $$i_{Ls}\left( {t_{1}^{\prime} - t_{1}} \right) = \frac{V_{i} - v_{b}}{L_{s}}\left( {t_{1}^{\prime} - t_{1}} \right)$$ $$= \frac{V_{i} - \frac{V_{0}}{2n}}{L_{s}}\left( {t_{1}^{\prime} - t_{1}} \right)$$

According to the ideal wave shapes in [Fig 2](#pone.0206691.g002){ref-type="fig"}, current (*i*~*Lp*~) flows through the parallel inductor (*L*~*p*~) in different six operating stages as displayed in [Fig 3](#pone.0206691.g003){ref-type="fig"}. It is seen from [Fig 2](#pone.0206691.g002){ref-type="fig"} that the ideal frequency of the current, *i*~*Lp*~ is identical to the switching frequency (*f*~*sa*~) of the switches *S*~*a1*~ and *S*~*a2*~. The time interval of *i*~*Lp*~ starts from *t*~*o*~ to*t*~*2*~ (through *t*~*1*~) as the first half cycle,and*t*~*2*~to *t*~*o*~ (through *t*~*3*~ and *t*~*4*~) is considered as the second half cycle. In stage I \[[Fig 3(A)](#pone.0206691.g003){ref-type="fig"}\], current flows through the parallel inductor during the interval *t*~*o*~\<*t*\<*t*~*1*~, can be expressed as: $$i_{Lp}\left( {t_{1} - t_{o}} \right) = \frac{1}{L_{p}}{\int_{t_{0}}^{t_{1}}{v_{Lp}dt}}$$

In stage II \[(stages II-a and -b) in [Fig 3(B) and 3(C)](#pone.0206691.g003){ref-type="fig"}\], during the interval *t*~*1*~\<*t*\<*t*~*2*~, the inductor (*L*~*p*~) current can be written as: $$i_{Lp}\left( {t_{2} - t_{1}} \right) = \frac{1}{L_{p}}{\int_{t_{1}}^{t_{2}}{v_{Lp}dt}}$$ $$i_{Lp}\left( {t_{2} - t_{1}} \right) = \frac{1}{L_{p}}{\int\limits_{t_{1}}^{t_{2}}{\left( {V_{i} - v}_{Ls} \right)dt}}$$ $$i_{Lp}\left( {t_{2} - t_{1}} \right) = \frac{\left( {V_{i} - v}_{Ls} \right)}{L_{p}}\left( {t_{2} - t_{1}} \right)$$ where *v*~*Ls*~ is the voltage across the boost inductor during the period of *t*~*1*~\<*t*\<*t*~*2*~. Like stage I, in stage III \[[Fig 3(D)](#pone.0206691.g003){ref-type="fig"}\], during the time period*t*~*2*~\<*t*\<*t*~*3*~, the parallel inductor (*L*~*p*~) current can be expressed as: $$i_{Lp}\left( {t_{3} - t_{2}} \right) = \frac{1}{L_{p}}{\int_{t_{2}}^{t_{3}}{v_{Lp}dt}}$$

Similar as stage II, in stage IV \[(stages IV-a and-b) [Fig 3(E) and 3(F)](#pone.0206691.g003){ref-type="fig"}\], the parallel inductor (*L*~*p*~) current during the interval *t*~*3*~\<*t*\<*t*~*0*~, can be determined as: $$i_{Lp}\left( {t_{o} - t_{3}} \right) = \frac{1}{L_{p}}{\int_{t_{3}}^{t_{o}}{v_{Lp}dt}}$$ $$i_{Lp}\left( {t_{o} - t_{3}} \right) = \frac{1}{L_{p}}{\int\limits_{t_{3}}^{t_{o}}{\left( {v_{Ls} - V_{i}} \right)dt}}$$ $$i_{Lp}\left( {t_{o} - t_{3}} \right) = \frac{\left( {v_{Ls} - V_{i}} \right)}{L_{p}}\left( {t_{o} - t_{3}} \right)$$

From [Fig 2](#pone.0206691.g002){ref-type="fig"}, it is clearly seen that the time intervals(*t*~*o*~-*t*~*1*~) and (*t*~*1*~-*t\`*~*1*~) are exactly equal to the intervals *dT*~*sm*~ and (1-*d)T*~*sm*~, where *d* is the duty ratio and *T*~*sm*~ (1/*f*~*sm*~) is the time period of the switching signal of switches *S*~*m1*~ and *S*~*m2*~.

Therefore, submitting *dT*~*sm*~ and (1-*d)T*~*sm*~ in the place of time in ([4](#pone.0206691.e004){ref-type="disp-formula"}) and ([5](#pone.0206691.e007){ref-type="disp-formula"}), and then employing the volt-second balance principle to the boost inductor (*L*~*s*~), the voltage gain of the designed converter can be expressed as: $$M_{V} = \frac{V_{0}}{V_{i}} = \frac{1 + d}{1 - d}2n$$

The relationship between the voltage step-up ratio and duty cycle of the proposed converter is shown in [Fig 4](#pone.0206691.g004){ref-type="fig"} for *n* = 1 to 5 and compared with the performance of the traditional boost converter. It is clearly seen from [Fig 4](#pone.0206691.g004){ref-type="fig"} that the voltage gain is higher than the boost converter by avoiding the operation in very high duty cycle. For comparison, the voltage gains of different high gain dc-dc conversion topologies are summarized in the first row of [Table 1](#pone.0206691.t001){ref-type="table"}.

![Graphical representation of gain changes due to the change in the duty cycle for the suggested converter for*n* = 1to 5 and the conventional boost dc-dc converter.](pone.0206691.g004){#pone.0206691.g004}

10.1371/journal.pone.0206691.t001

###### Comparison of different parameters of the developed dc-dc cascaded converter with others.

![](pone.0206691.t001){#pone.0206691.t001g}

  Parameter                                                               Proposed converter                                         Converter in \[[@pone.0206691.ref030]\]     Converter in \[[@pone.0206691.ref029]\]                                     Converter in \[[@pone.0206691.ref028]\]                    Converter in \[[@pone.0206691.ref034]\]
  ----------------------------------------------------------------------- ---------------------------------------------------------- ------------------------------------------- --------------------------------------------------------------------------- ---------------------------------------------------------- -----------------------------------------
  **Voltage Gain**                                                        *{(*1*+d)/(*1*-d)}*2*n*                                    2*n/(*1*-d)*                                *(n+d)/(*1*-d)*, *n* is odd                                                 (*n*+1)/(1-*d*)                                            2*n*/(1-*d*)
  *(n+*1-*d)/(*1*-d)*, *n* is even                                                                                                                                                                                                                                                                                      
  **Number of major components**                                          6+4*n*                                                     5+4*n*                                      4+4*n*                                                                      4+4*n*                                                     10+4*n*
  **Voltage stress on switch**                                            *V*~*i*~(1+*d*)/(1-*d*)                                    *V*~*i*~/(1-*d*)                            *V*~*i*~/(1-*d*)                                                            *V*~*i*~/(1-*d*)                                           *V*~*i*~/2(1-*d*)
  **Voltage stress on diode**                                             2*V*~*i*~(1+*d*)/(1-*d*)                                   2*V*~*i*~/(1-*d*)                           *V*~*i*~/(1-*d*)                                                            *V*~*i*~/(1-*d*)                                           2*V*~*i*~/(1-*d*)
  **Voltage stress on capacitor**                                         *V*~*Cj\ =*~ *V*~*i*~(1+*d*)/(1-*d*) for *j* = 1           *V*~*Cj\ =*~ *V*~*i*~/(1-*d*) for *j* = 1   *V*~*Cj1*~ = *V*~*Cj2*~ = *jV*~*i*~/(1-*d*) for *j* = 1, . . . . . ., *N*   *V*~*Cj1*~ = *jV*~*i*~*/(*1-*d*) For *j* = 1, . . ., *N*   *kV*~*i*~/2(1-*d*)
  *V*~*Cj\ =*~ 2*V*~*i*~(1+*d*)/(1-*d*) for *j* = 2, . . . . . . ., *N*   *V*~*Cj\ =*~ 2*V*~*i*~/(1-*d*) for *j* = 2, . . . ., *N*   *V*~*Cj2*~ = *V*~*i*~*/(*1-*d*)                                                                                                                                                    

N.B.: *k* is the turns ratio of transformer.

Design example {#sec006}
--------------

In this subsection, the maximum stresses regarding voltage and current on the different major components of the suggested converter have been discussed. In addition, to optimize the parameters design, the values of the passive components has explained based on their stresses and acceptable ripples of the input current and output voltage.

### Inductor sizing {#sec007}

The boost inductor is an important design parameter which determines the input current ripple of the proposed converter. As mentioned earlier, the proposed converter has been designed in such a way that it is suitable for a nonlinear source like PV system. However, ripple current remarkably deteriorates PV system efficiency significantly. Considering the size and cost of the inductor, it should be chosen in such a manner that ripple remains to its minimum. Boost inductance, *L*~*s*~ can be determined by: $$L_{s} = \frac{V_{i}.d}{I_{Ls.pk.}f_{sm.}\Delta i_{Ls}.pk}$$ where *I*~*Ls*.*pk*~ is the maximum input current and Δ*i*~*Ls*.*pk*~ is the percentage of input current ripple. For a fixed input voltage and duty cycle, from ([13](#pone.0206691.e017){ref-type="disp-formula"}) it is seen that the input current ripple depends on the input boost inductance and the switching frequency (*f*~*sm*~) of the lower two switches (*S*~*m1*~ and *S*~*m2*~) in [Fig 1](#pone.0206691.g001){ref-type="fig"}. The relationships among these variables are presented in [Fig 5](#pone.0206691.g005){ref-type="fig"}.Thesolid line of [Fig 5](#pone.0206691.g005){ref-type="fig"} represents the boost inductance versus current ripple at the constant switching frequency, *f*~*sm*~ is 60 kHz. In addition, the input ripple versus switching frequency is presented by the dashed line at constant, *L*~*s*~ = 500 μH. For both of the cases, the current ripple should be same and is 6.8%. Hence, for switching frequency *f*~*sm*~ is 60 kHz and Δ*i*~*Ls*.*pk*~ is 6.8%, the boost inductance is chosen as 500 μH for this topology. The maximum energy stored in the boost inductor *L*~*s*~ can be determined as $$W_{Ls} = \frac{1}{2}L_{s}.I_{Ls.pk}^{2} = \frac{1}{2}L_{s}{.\left( \frac{V_{i}.d}{L_{s}.f_{sm.}\Delta i_{Ls}.pk} \right)}^{2}$$

In the case of parallel inductance, the value can also be calculated as: $$L_{p} = \frac{V_{b}.d}{I_{Lp.pk.}f_{sm.}\Delta i_{Lp}.pk}$$ where *I*~*Lp*.*pk*~ is the parallel inductor (*L*~*p*~) maximum current and Δ*i*~*Lp*.*pk*~ is the percentage of the ripple of the input current. The maximum energy stored in *L*~*p*~ can also be determined as $$W_{Lp} = \frac{1}{2}L_{p}.I_{Lp.pk}^{2} = \frac{1}{2}L_{p}{.\left( \frac{V_{i}.d}{L_{p}.f_{sm.}\Delta i_{Lp}.pk} \right)}^{2}$$

![Input current ripple as a function of input boost inductance.](pone.0206691.g005){#pone.0206691.g005}

### Capacitor sizing and voltage stress {#sec008}

As mentioned above, all the capacitors (excluding the first one) possess very high capacitance with the same voltage level, while the voltage of the first capacitor is one-half of the others. Hence, from ([3](#pone.0206691.e003){ref-type="disp-formula"}),the maximum voltage stress on the CW capacitors is *V*~*o*.*pk*~/*2n*, except the first one which is *V*~*o*.*pk*~/*n*, where *V*~*o*.*pk*~ is the peak output voltage. The voltage stresses on the individual capacitor of the developed and other converter topologies are listed in the fifth row of [Table 1](#pone.0206691.t001){ref-type="table"}.Thecapacitor voltage stress for the proposed converter and converter reported in \[[@pone.0206691.ref030]\], depends only on the duty ratio and dc input voltage as mentioned in [Table 1](#pone.0206691.t001){ref-type="table"}, whereas for the other converters it strongly depends on the number of cascaded stages (*n*). The voltage stresses on the different devices for the proposed converter and others are demonstrated in [Fig 6](#pone.0206691.g006){ref-type="fig"} at a constant duty cycle, *d* = 0.5 anda constant output voltage,*V*~*o*~ = 380V. Thus, from the voltage gain expressions of these converters mentioned in [Table 1](#pone.0206691.t001){ref-type="table"}, it is seen that the requirement of the input voltage (*V*~*i*~) decreases as the number of stage increase. For example, in the case of a constant, *d* = 0.5 and *V*~*o*~ = 380V, if the number of stages, *n* = 2, then*V*~*i*~ for the proposed converter is 31.67 V, while this value is 76V for the converter reported in\[[@pone.0206691.ref029]\]. Hence, the capacitor voltage stress is in present topology than the previous ones as shown in [Fig 6(A)](#pone.0206691.g006){ref-type="fig"}.

![Voltage stresses on different devices for the proposed converter and others at duty cycle *d* = 0.5 and output voltage at *V*~*o*~ = 380V.\
Thus, the required input voltage decreases as the number of stage increase. (a) Capacitor voltage stress. (b) Switch voltage stress.](pone.0206691.g006){#pone.0206691.g006}

From ([3](#pone.0206691.e003){ref-type="disp-formula"}) and ([12](#pone.0206691.e016){ref-type="disp-formula"}), the capacitor voltage with respect to duty cycle can be expressed by: $$v_{cj} = \left\{ \begin{array}{l}
{\mspace{9mu}{\frac{V_{i}\left( {1 + d} \right)}{1 - d},for\ j = 1}} \\
{\frac{{2V}_{i}\left( {1 + d} \right)}{1 - d},\ for\ j = 2,3\ldots,N} \\
\end{array} \right.$$

From ([17](#pone.0206691.e021){ref-type="disp-formula"}) it is seen that the individual capacitor voltage varies with the variation of the input voltage and duty ratio rather than the number of stages like the other topologies mentioned in the literature. Although theoretically all capacitor voltages are same during loaded condition the voltage drops and ripples of the capacitors cannot be ignored. According to the current-fed analysis\[[@pone.0206691.ref031]\], which is less complex than its counterpart voltage-fed analysis \[[@pone.0206691.ref032], [@pone.0206691.ref033]\], the voltage ripple of the individual capacitor is as follows: $$\Delta V_{cj} = \frac{I_{o.av.}T_{sa}}{C}\left( \frac{N - j + 1}{2} \right)\ for\ j = 1,2,3,\ldots,N$$ where *I*~*o*.*av*~ is the average output current and *T*~*sa*~ is the time period of the alternating frequency.

For a fixed output current and number of cascaded stage, from ([18](#pone.0206691.e022){ref-type="disp-formula"}) it is seen that the ripple in the output voltage depends on the bottom side capacitance at the output and the switching frequency, (*f*~*sm*~) of the upper two switches (*S*~*a1*~ and *S*~*a2*~) in [Fig 1](#pone.0206691.g001){ref-type="fig"}. The relationships among these variables are shown in [Fig 7](#pone.0206691.g007){ref-type="fig"}. The solid line in [Fig 7](#pone.0206691.g007){ref-type="fig"} represents the capacitance versus voltage ripple at the constant switching frequency, *f*~*sa*~ is 8 kHz. Moreover, the switching frequency, *f*~*sa*~ versus ripple is presented by the dashed line at constant *C* = 50 μF. For both of the cases, the voltage ripple (*Δv*~*C*~) should be the same at 0.86%. Hence, for switching frequency *f*~*sa*~ of 8 kHz and *Δv*~*C*~ of 0.86%, the capacitance is taken as 50 μF for the proposed converter. The capacitor stored energy can be expressed as: $$w_{cj} = \frac{1}{2}C_{j}v_{cj}^{2}$$

Submitting ([17](#pone.0206691.e021){ref-type="disp-formula"}) and ([18](#pone.0206691.e022){ref-type="disp-formula"}) into ([19](#pone.0206691.e023){ref-type="disp-formula"}), $$w_{cj} = \frac{I_{o.av.}T_{sa}}{2\Delta V_{cj}}\left( \frac{N - j + 1}{2} \right)\left\{ \begin{array}{l}
{\mspace{9mu}{\left( \frac{V_{i}\left( {1 + d} \right)}{1 - d} \right)^{2},for\ j = 1}} \\
{\left( \frac{{2V}_{i}\left( {1 + d} \right)}{1 - d} \right)^{2},\ for\ j = 2,3\ldots,N} \\
\end{array} \right.$$

![Output voltage ripple changes with the change in output capacitance.](pone.0206691.g007){#pone.0206691.g007}

### Stresses of voltage and current on the switch {#sec009}

The rating and cost of the switching devices greatly depend on their current stress and voltage stress. The peak stresses due to voltage and current on the switch are *V*~*o*.*pk*~*/2n* and *I*~*Ls*.*pk*~ respectively, where *I*~*Ls*.*pk*~ is the maximum input current. The voltage stress on the switch can be written as: $$v_{o.pk} = \frac{V_{o}}{2n}$$

The switch voltage stress with respect to theinput voltage and duty cycle can be found by combining ([12](#pone.0206691.e016){ref-type="disp-formula"}) and ([21](#pone.0206691.e025){ref-type="disp-formula"}).

![](pone.0206691.e026.jpg){#pone.0206691.e026g}
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The analysis of voltage stress on each switch is done in asimilar way to the capacitor as mentioned above, i.e., at *d* = 0.5 and *V*~*o*~ = 380V, as shown in [Fig 6(B)](#pone.0206691.g006){ref-type="fig"}. Although the voltage stress of the switch for present converter is very close to that of the converters reported in \[[@pone.0206691.ref030], [@pone.0206691.ref034]\] shown in [Fig 6(B)](#pone.0206691.g006){ref-type="fig"}, however, still it is lower than those reported for other converters \[[@pone.0206691.ref028], [@pone.0206691.ref029]\].

### Stresses of voltage and current on diode {#sec010}

The diode peak voltage stress is twice the switching devices which is *V*~*o*.*pk*~*/n*, and maximum current stress is *I*~*b*.*pk*~, where *I*~*b*.*pk*~ is the peak input current of the CW multiplier.

The major components required in this type of dc-dc converter includes the passive devices such as inductor and capacitor and the active devices likeswitch (MOSFET/ Thyristor) and diode. For comparison, the number of components of the proposed topology and the othersis presented in the second row of [Table 1](#pone.0206691.t001){ref-type="table"}. In addition, the number of major components versus the voltage gain is demonstrated in [Fig 8](#pone.0206691.g008){ref-type="fig"}. It is evident from [Fig 8](#pone.0206691.g008){ref-type="fig"} that relatively less number of components is required for the proposedarchitecture than that of the other topologies to achieve the same voltage gain. For example, gain *M*~*v*~ = 12, the developed converter requires stage*n* = 2 and total major components are 14 at *d* = 0.5. While for the same number of stages and duty cycle converter in \[[@pone.0206691.ref030]\] provides voltage gain only 8 at atotal number of main components of 13. Likewise, converters in \[[@pone.0206691.ref029]\] and \[[@pone.0206691.ref028]\], the voltage step-up ratios are only 5 and 6 respectively at the total number of themain components requirement are 12 for each at similar values of *n* and *d*. However, the worst case is for the converter in \[[@pone.0206691.ref034]\], which needs 22 number of major components to achieve same voltage gain, 12.

![Voltage gain at different component numbersfor duty ratio,*d* = 0.5, *V*~*o*~ = 380V for the developed converter and other topologies.](pone.0206691.g008){#pone.0206691.g008}

The [Table 2](#pone.0206691.t002){ref-type="table"} represents the performance of some boost type dc-dc converters suitable for renewable energy (e.g. PV, FC, etc.) applications are compared with the suggested converter. The voltage gain is higher for the converter in \[[@pone.0206691.ref035]\]than the others, whereas the ON time of the switch(s) is kept lower for the proposed converter and the converter in \[[@pone.0206691.ref026]\]. In addition, although the measured efficiency is slightly higher of the converter in \[[@pone.0206691.ref022]\], however, its input current ripple much higher than the developed converter. Furthermore, converter in \[[@pone.0206691.ref026]\], offers least output voltage ripple, however, it suffers by poor efficiency at the rated power.

10.1371/journal.pone.0206691.t002

###### Comparison between the developed converter and some other converters applicable in PV application.

![](pone.0206691.t002){#pone.0206691.t002g}

  Parameter                             Converter in \[[@pone.0206691.ref022]\]          Converter in\[[@pone.0206691.ref035]\]        Converter in \[[@pone.0206691.ref026]\]       Proposed
  ------------------------------------- ------------------------------------------------ --------------------------------------------- --------------------------------------------- ---------------------------------------------
  Topology                              [Fig 6(A)](#pone.0206691.g006){ref-type="fig"}   [Fig 1](#pone.0206691.g001){ref-type="fig"}   [Fig 7](#pone.0206691.g007){ref-type="fig"}   [Fig 1](#pone.0206691.g001){ref-type="fig"}
  Output power, *P*~*o*~(W)             100                                              225                                           120                                           250
  Duty cycle, *D*                       0.65                                             0.65                                          0.5                                           0.5
  Voltage gain, *M*~*v*~                8.44                                             11.11                                         9                                             8.44
  Output voltage ripple, *ΔV*~*o*~(%)   1                                                \<1                                           0.6                                           0.86
  Input current ripple, *ΔI*~*i*~(%)    20                                               ---                                           ---                                           6.8
  Efficiency, *η*(%)                    94.86                                            93.2                                          90                                            94.5

Experimental and simulation evaluations {#sec011}
=======================================

A laboratory experimental setup of the proposed dc-dc converter has been implemented, the outcome of which validates the theoretical and simulation performance. The specifications of the designed converter and the description of the devices are disclosed in Tables [3](#pone.0206691.t003){ref-type="table"} and [4](#pone.0206691.t004){ref-type="table"} respectively. The simulation of the different parameters is executed in MATLAB/Simulink platform. The modeling of the proposed converter is performed for dc input voltage of 30\~60 V with an output of 380 V, which is compatible with single phase 230 V (ac) inverter for PV application.

10.1371/journal.pone.0206691.t003

###### Specifications of the proposed converter prototype.

![](pone.0206691.t003){#pone.0206691.t003g}

  Parameters                         Value
  ---------------------------------- ----------
  Output voltage, *V*~*o*~           380 V
  Input dc voltage, *V*~*i*~         30\~60 V
  Alternating frequency, *f*~*sa*~   8 kHz
  Modulation frequency, *f*~*sm*~    60 kHz
  No. of stage, *n*                  2

10.1371/journal.pone.0206691.t004

###### Components description of proposed converter prototype.

![](pone.0206691.t004){#pone.0206691.t004g}

  Components description and symbol                    Value / Part no.
  ---------------------------------------------------- -------------------------
  MOSFET, *S*~*a1*~, *S*~*a2*~, *S*~*m1*,~ *S*~*m2*~   C3M0120090D (SiC)
  Diode, *D*~*1*~ *\~ D*~*4*~                          IDH10S120 (SiC)
  Capacitor, *C*~*1*~ *\~ C*~*4*~                      4× 50 μF Film capacitor
  Boost inductor, *L*~*s*~                             500 μH
  Parallel inductor, *L*~*p*~                          100 μH
  Voltage sensor                                       LEM LV 25-P
  Gate driver IC                                       HCPL-3120
  Controller, DSP                                      TMDSDOCK28335

The proposed converter can handle a maximum power of 1000 W. However, for convenience, all the simulation and experiments has been accomplished for 250 W load. [Fig 9](#pone.0206691.g009){ref-type="fig"} demonstrates the simulation results of the developed converter architecture in the steady-state mode. [Fig 9(A)](#pone.0206691.g009){ref-type="fig"} presents the switching waveforms of the four MOSFETs *S*~*a1*~, *S*~*a2*~, *S*~*m1*,~and *S*~*m2*~, in which first two operate with an alternating frequency *f*~*sa*~, while the second two operate with *f*~*sm*~. Moreover, the simulation waveforms of FB terminal voltage and current, *v*~*b*~ and *i*~*b*~ respectively, the boost and parallel inductors current, *i*~*Ls*~ and *i*~*Lp*~ respectively, and output voltage, *V*~*o*~ and current, *I*~*o*~ are displayed in [Fig 9(B)](#pone.0206691.g009){ref-type="fig"}. [Fig 10](#pone.0206691.g010){ref-type="fig"} presents the experimental results, in which the gate signals are shown in [Fig 10(A)](#pone.0206691.g010){ref-type="fig"} and [Fig 10(B)](#pone.0206691.g010){ref-type="fig"} presents the *v*~*b*~, *i*~*b*,~ and *i*~*Lp*~. In addition, [Fig 11](#pone.0206691.g011){ref-type="fig"} displays the experimental waveforms of *V*~*o*~, *I*~*o*,~ and *i*~*Ls*~. It is clearly seen from the Figs [9](#pone.0206691.g009){ref-type="fig"}--[11](#pone.0206691.g011){ref-type="fig"} that the experimental outcomes agree well with those of the simulation results.

![Simulation results of the developed FB cascaded CW converter.](pone.0206691.g009){#pone.0206691.g009}

![Experimental wave shapes of the developed converter.\
(a) Gate signals: *S*~*a1*~*(V*~*gs*~*)*, *S*~*a2*~*(V*~*gs*~*)*, *S*~*m1*~*(V*~*gs*~*)* and *S*~*m2*~*(V*~*gs*~*)*. (b) CW multiplier terminal (or FB) voltage and current, *v*~*b*~ and *i*~*b*~ respectively, and parallel inductor current, *i*~*Lp*~.](pone.0206691.g010){#pone.0206691.g010}

![Experimental results.\
The output voltage, *V*~*o*~, boost inductor current, *i*~*Ls*~ and output current, *I*~*o*~.](pone.0206691.g011){#pone.0206691.g011}

The [Fig 12](#pone.0206691.g012){ref-type="fig"} presents the calculated, simulation and the experimental voltage gain of the designed converter for various duty ratio. The calculated and simulation analysis is performed for the cascaded stage, *n* = 1, 2 and 3 for the duty cycle, *d* = 0 to 0.9, while the experiment is done for *n* = 1 and 2 cascaded stages with *d* = 0 to 0.8. The simulated and experimental voltage gains are well agreed up to a certain value of duty cycle. However, the simulated and experimental results slightly differ from the theoretical voltage gain. This is due to parasitic effects of various components when they are operating in high duty cycle.

![Calculated, simulation and experimental voltage gain, *M*~*v*~ versus duty ratio, *d* for the developed converter for *n* = 1 to 3 at 50% load.](pone.0206691.g012){#pone.0206691.g012}

The power loss distribution among the key components of the proposed converter are described in brief step-by-step in this sub-section. At first the power loss on the switching device as MOSFET can be expressed as: $$P_{L(MOS)} = P_{SW({MOS})} + P_{CON({MOS})}$$ where *P*~*SW(MOS)*~ and *P*~*CON(MOS)*~ are the MOSFET switching and conduction losses respectively. The switching loss can be written as: $$P_{SW({MOS})} = \frac{1}{2}.V_{DS}.I_{D}.t_{ON}.f_{SW} + \frac{1}{2}.V_{DS}.I_{D}.t_{OFF}.f_{SW}$$ where *V*~*DS*~, *I*~*D*~, *t*~*ON*~, *t*~*OFF*~ and *f*~*SW*~ are the MOSFET drain-source voltage, drain current, turn ON and OFF time and the switching frequency respectively. The switching frequency for MOSFETs *S*~*a1*~ and *S*~*a2*~is taken as 8 kHz, while for *S*~*m1*~ and *S*~*m2*~ is 60 kHz.

The conduction losses can be expressed as: $$P_{CON({MOS})} = {I_{RMS({MOS}).}^{2}R}_{DS({ON})}$$ where $I_{RMS({MOS})}^{2}$ and *R*~*DS(ON)*~are the RMS current flows through the MOSFET and ON state resistance of the MOSFET respectively. Therefore, from the experimental data and data sheet of C3M0120090D MOSFET (used in this work), the total loss of a switch is: $$P_{L({MOS})} = 0.92 + 0.77 = 1.69\ W$$

Power loss on diode can be determined by multiplying the diode forward voltage drop, *V*~*F*~by the average current passes through diode, *I*~*d*~*(av)* during one switching cycle. Hence from data sheet of IDH10S120 diode and experimental average current, total diode losses: $$P_{L({DIODE})} = V_{F}.I_{d({av})} = 0.85\ W$$

The power dissipation on capacitor (B32776G4506K000 film capacitor used in this work) can be calculated as: $$P_{L({CAP})} = I_{RMS({CAP}).}^{2}{ESR}_{({CAP})} = 0.65\ W$$

The inductor loss is the combination of core loss, *P*~*L(CORE)*~ and winding loss *P*~*L(WIND)*~. *P*~*L(CORE)*~ can be calculated by multiplying the effective volume of the core, *V*~*e*~ and the core loss per unit volume, *P*~*(C/V)*~ as: $$P_{L({CORE})} = {V_{e}.P}_{({C/V})}$$

Similarly the inductor winding loss can be expressed as: $$P_{L({WIND})} = I_{L({AV})}^{2}.R_{DC} + I_{L({AC - RMS})}^{2}.R_{DC} = I_{L({AV})}^{2}.R_{DC} + \frac{I_{L({P - P})}^{2}}{value\ of\ AWG}.R_{DC}$$ where *I*~*L(AV)*~, *I*~*L(AC-RMS)*~, *I*~*L(P-P)*~ and *R*~*DC*~ are the inductor average current, inductor AC RMS current, inductor peak-peak ripple current magnitude and winding DC resistance respectively. The VISHAYIHV15BZ500 and BOURNS JW MILLER 1130-101K-RC devices are used in this work as input boost inductor and parallel inductor respectively. Thus, from the experimental results and inductor data sheet the total inductor losses is as: $$P_{L({IND})} = P_{L({CORE})} + P_{L({WIND})} = 2.52\ W$$

Therefore, the total calculated power loss of the developed converter is $$P_{LOSS} = {4*P}_{L({MOS})} + {4*P}_{L({DIODE})} + {{4*P}_{L({CAP})} + P}_{L({IND})} = 15.30W$$

From the experiment it is observed that the measured power loss is 14 W, which is slightly lower than the above calculated power loss. This is because that the power loss is calculated for diode and capacitor by considering 25°C temperature. However, the junction temperature of these devices increases during power dissipation, which leads the decrease of forward voltage drop of diode and ESR of capacitor and resulting the less power loss.

The [Fig 13](#pone.0206691.g013){ref-type="fig"} presents the efficiency of the developed converter for different input voltages (30, 45 and 60 V) under various load conditions. The efficiencies are measured by measuring the input/output current and voltage by utilizing two current probes with the help of oscilloscope and two Fluke Multimeters. The peak efficiency of the converter is found of 94.6% at 70% load for the input voltage, *V*~*i*~ is 60 V. The voltage output is controlled at 380 V. [Fig 14](#pone.0206691.g014){ref-type="fig"} shows the loss breakdown of the main components of the proposed converter according to the loss distribution analysis described above. From [Fig 14](#pone.0206691.g014){ref-type="fig"}, it is seen that the CW capacitors power loss is the lowest of 15%, whereas, the highest power consumption occurs due to the switching losses of 26%.

![Measured efficiency for different input voltages.](pone.0206691.g013){#pone.0206691.g013}

![Loss breakdown (calculated value) of the key components of the developed converter.](pone.0206691.g014){#pone.0206691.g014}

Feasibility study {#sec012}
=================

In this section, the feasibility analysis in PV applications of the suggested converter has been described in brief. The feasibility analysis of the developed converter is accomplished for different types of PV panels installed in the Solar Garden at UM Power Energy Dedicated Advanced Center (UMPEDAC), University of Malaya (UM), Kuala Lumpur, Malaysia. Two monocrystalline silicon PV modules (Model: YL275C-30b, *V*~*OC*~ = 39.8 V) of the same power rating (275 W) and maximum power point voltage (*V*~*mpp*~) (31.8 V) have been chosen, one of which is in good physical condition and the other one is partially cracked.

The maximum output power, *P*~*max*~ of these two PV modules and irradiance are recorded in a sunny day (14 October 2017) and a cloudy day (13 October 2017) from 7.00 am to 19.00 pm. [Fig 15](#pone.0206691.g015){ref-type="fig"} illustrates the *P*~*max*~ of the selected PV modules and irradiance in a sunny day. The dashed line represents the power output *P*~*max1*~ of the physically good PV module, while the dotted line displays the partially cracked module power, *P*~*max2*~. The continuous line in [Fig 15](#pone.0206691.g015){ref-type="fig"} presents the solar irradiance. [Fig 15](#pone.0206691.g015){ref-type="fig"} demonstrates that the PV output power fluctuates with the variation of irradiance level and for most of the time during the day both of the module's output power are higher than 20% of the rated power. On the other hand, [Fig 16](#pone.0206691.g016){ref-type="fig"} presents the output power and irradiance on a cloudy day. In the cloudyday, the irradiance is quite lower compared to that of the sunny day. Therefore, the measured output power is also low as presented in [Fig 16](#pone.0206691.g016){ref-type="fig"}, and which is higher than 10% for most of the daytime for both of the modules. Although the extracted power from the PV modules is comparatively low, the proposed converter is well capable (refer to efficiency curve in [Fig 13](#pone.0206691.g013){ref-type="fig"}) for these environmental conditions. In addition, from the aforementioned discussion, it is observed that the voltage gain of the developed converter is high enough and it can operate with a wide range of dc input voltage (30 \~ 60 V). Therefore, the above mentioned PV modules with a *V*~*mpp*~ of 31.8 V are suitable for this topology. In case of two strings of PV modules in parallel and each string consists of two modules in series will also be compatible for the developed converter. In addition, other types of PV panels such as thin film, polycrystalline, etc. are also compatible with the designed converter. For example, two thin film panels rated as 135 W, *V*~*mp*~ = 47 V (NS-F135G5) can be connected in parallel providing 270 W output power or two polycrystalline panels rated as 125 W, 17.3 V (PV-AE125MF5N) \[[@pone.0206691.ref036]\] can also be connected in series to the proposed converter to deliver 250 W and 34.6 V *V*~*mp*~.

![Maximum power of the two monocrystalline type PV panels and irradianceon a sunny day.](pone.0206691.g015){#pone.0206691.g015}

![Maximum power of the two monocrystalline type PV panels and irradiance in a cloudy (slight rain) day.](pone.0206691.g016){#pone.0206691.g016}

Conclusion {#sec013}
==========

High step-up dc-dc converters are broadly considered as the significant part of the most of the renewable energy systems and many other applications. In this paper, an FB cascaded dc-dc converter has been proposed to attain a high voltage gain with high efficiency. Its circuit operating principle, steady-state analysis, design, and control technique has been explained details. Analysis of voltage stress on different devices has also been carried out and compared with other topologies. Results show that the proposed converter offers lower voltage stress and it does not vary with the number of CW stage changes. Moreover, it requires reduced boost inductance and CW capacitance, which ensure the compactness and lower cost. In addition, the number of major components used in this model are comparatively less than the previous models for the similar voltage step-up ratio. The validation of the theoretical analysis of the suggested converter has been achieved by implementing a hardware prototype. The experimental outcomes agree well with that of the simulations. The efficiency of the converter is found about 94.6% with a peak voltage gain of 11.9. Furthermore, the proposed converter offers lower ripples in input current and output voltage. Finally, a feasibility analysis has been shown with the real PV and environmental data, which ensures the compatibility of the designed converter for a wide-range of PV panels. The designed converter can also adopt efficient Maximum Power Point Tracking (MPPT) technique by introducing of current sensor and slight modification in control algorithm.

The work has been accomplished in UM Power Energy Dedicated Advanced Centre (UMPEDAC), University of Malaya, Malaysia.
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